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where
electronic charge;
emitter-base junction area;
diffusion coefﬁcient of minority carriers in the base;
intrinsic carrier concentration, dependent on both the
Ge concentration and band-gap narrowing in the heav-
ily doped base;
base width;
doping concentration of the base, which is assumed
constant.
Referring to (3), we now list the important design tradeoffs
associated with the ratio of which ﬁgures in (1) and
(2).
1) Increasing the Ge concentration increases due to
a reduction in bandgap and has the added advantage
of deferring the high injection condition in the base of
the N-p-N switching transistor to a higher bias value.
However the excess charge storage in the base of the
N-p-N switching transistor is increased which affects
the dynamic performance.
2) Reducing the SiGe doping causes a net increase in
, as the band gap narrowing and other dependencies
are weaker, in (3) than that of . Reducing
however has the adverse effects of increasing the series
resistance and charge storage in the base of the N-p-N
switching transistor as well as reducing the bias level
for the onset of high injection.
3) Increasing (P-N- basewidth) directly decreases
but also adversely increases the charge storage in
the injector base. A larger has the advantage of
reducing the series resistance in the base of the P-N-p
and also, for the SF variant, in the emitter of the N-p-N
device. This is an important advantage, as the current
is this layer will be high with a logic 1 at the input.
4) Increasing the injector base doping reduces which
decreases series resistance and increases the bias level
for the onset of high level injection. There is also a
disadvantage for the SF-I L variant, as it also increases
the base-emitter capacitance for the switching transistor
which limits switching speeds.
These important design tradeoffs place severe constraints on
the Ge concentration and doping levels but are vital to take
into account in a realistic appraisal of I L. In particular,
spreading resistance, especially in the N-p-N emitter layer can
prevent inverter action [10]. Further comment is deferred to
the discussion in Section V.
III. THE CHARGE CONTROL MODEL
In this section and the associated appendix, we describe
the model which allows calculation of the average time to
switch charge between two logic levels, as a function of
injector current. The device is divided into discrete charge
storage regions associated with quasineutral and depleted
regions. The detailed expressions for the charge storage in each
region considered are presented in the appendix and can be
understood by referring to the list of symbols and the regional
deﬁnitions in Figs. 2 and 3. The principle is demonstrated by
consideration of the following two equations which describe
the switched (free) charge associated with a quasi-neutral
region bounded by injecting and collecting junctions:
(4)
and that for the switched charge associated with a depletion
region
(5)
where
electronic charge;
area;
intrinsic carrier concentration of the semiconductor;
doping concentration of the region;
thickness of the epitaxial layer (or the diffusion length
if necessary);
applied junction voltage;
built-in junction voltage;
thermal voltage.
The voltage terms in expressions (4) and (5) account for the
difference in junction voltage at logic “1” and logic “0” and
are deﬁned as:
(6)
(7)
where the subscripts “1” and “0” relate to high and low logic
conditions respectively. The average time to switch between
the two logic levels as a function of injector current is found
from
(8)
Also included in the model are the spreading resistances of
each region which when combined with the Ebers-Moll models
can be used to calculate the terminal voltages as follows.
The operating conditions , for a
given injector current, are determined by the following iter-
ative procedure. First, the common emitter and common
base current gains and the spreading resistances of the
different layers, are calculated from the doping levels and
thicknesses of the various regions, ignoring depletion regions.
Both reverse injection and neutral base recombination are
considered as mechanisms for base current. Doping dependent
diffusion coefﬁcients and band-gap narrowing are taken into
account using the empirical expressions included in [11] and
[12]. The effect of Ge concentration on the intrinsic carrier
concentration is taken from [13]. Junction voltages and cur-
rents are then calculated using the Ebers-Moll transport model
to give the emitter-base voltage of the switch transistor, as
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Fig. 5. Calculated components of stored charge as a function of as a function of injection current: (a) substrate-fed Integrated Injection Logic (SF-I2L)
and (b) surface-fed integrated injection logic (C-I2L).
TABLE I
SUMMARY OF THE MATERIAL AND DEVICE
PARAMETERS USED IN THE CALCULATIONS
delay characteristics and to identify which charge storage
region limits performance. We present results for 2.5 m
design rules, unless otherwise stated, in order to allow easy
comparison with the literature. Fig. 5 shows the magnitude
of the charge components as a function of injector current,
, for each structure using the parameters in Table I. It can
be seen that in both substrate fed [Fig. 5(a)] and surface fed
[Fig. 5(b)] variants the most signiﬁcant elements of charge are
those associated with the depletion regions (the terms).
To reduce these charge elements the structural dimensions
and/or the doping concentrations of these regions have to be
reduced. Unfortunately this latter modiﬁcation will cause an
increase in critical series resistances in the associated regions
and as a result there is tradeoff between depletion capacitance
and series resistance, as will be discussed later.
The effect of introducing SiGe into the base of the switch
transistor is illustrated using the speciﬁc example of the two
largest excess charge terms in the substrate fed structure,
namely (holes stored in the switch emitter) and
(electrons stored in the switch base). The results are shown in
Fig. 6. Stored hole charge in the switch emitter (￿QhB) and stored electron
charge in the switch base (￿QeB) as a function of injection current for
substrate-fed integrated injection logic gates (SF-I2L) with 0% Ge and 16%
Ge.
Fig. 6 for a SiGe (16% Ge) base and a pure Si base (0% Ge).
It is observed that the inclusion of SiGe (16% Ge) in the base
of the switch transistor effectively reduces, for a given current
level, the reverse injection of holes from the base to the emitter
by more than an order of magnitude by virtue of the
heterojunction action. A disadvantage of introducing SiGe is
the increase in electron storage in the switch base due
to the increase in intrinsic carrier concentration in the reduced
bandgap SiGe base. The beneﬁts of SiGe clearly overcome
the disadvantages in a structure with adequate dimensions, as
the increase in electron storage in the base is little more than
a factor of three. The difference in size, doping levels and
spreading resistances between the two structures explains the
fact that this stored electron charge is greater in the C-I L than
in the SF-I L. These results imply that a properly optimized
SiGe I L technology could potentially deliver a switching time
that was more than ten times faster than its Si equivalent.2444 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 45, NO. 12, DECEMBER 1998
Fig. 11. Schematic cross-sectional view of the second generation surface-fed integrated injection logic gate. Layer widths (￿m) are, n epi-layer =3 , selective
epi (in oxide windows) =0 :25; p+ implants =0 :1; p+ SiGe =0 :045; p+ poly-silicon 0.195, selective epi =0 :15. Components ￿QDEP; ￿Qe EP;
￿Qe CP; ￿QBL are speciﬁc to this structure but are calculated using the same form of equations.
Fig. 12. Calculated components of stored charge as a function of injector
current for the self-aligned structure of Fig. 11.
injector and switch transistors. In the case of the former, there
is a tradeoff with series resistance, because the collector of the
injector transistor is also the base of the switch transistor. Once
again, it is not desirable to reduce the switch emitter doping
concentration due to limitations imposed by series resistance.
The above considerations suggest that, at low injection
currents the direct beneﬁts of SiGe are marginal due to
the dominance of the depletion charge. A small beneﬁt is
obtained, which is mainly due to the decreased charge in the
switch emitter/base and collector/base depletion regions. At
low injection currents, the most effective way of reducing the
propagation delay is to reduce the area of the depletion regions,
either by reducing the gate geometry or by employing self-
aligned fabrication schemes to reduce the extrinsic areas of
the gate. In scaling the device geometry, SiGe is likely to be
of indirect beneﬁt, since the increased gain of the SiGe switch
transistor would allow scaling to smaller geometries than could
be achieved using a pure Si I L technology. Fig. 10 illustrates
the effects of scaling the gate geometry on the switching
Fig. 13. Calculated switching time as a function of injector current for the
self-aligned structure of Fig. 11.
time. A reduction of the gate design rules from 2.5 mt o
1.0 leads to a decrease in the switching time by a factor of
approximately 6 for both C-I L and SF-I L. The beneﬁts of
reducing the extrinsic areas of the gate can be seen in the
difference in performance of C-I L and SF-I L gates. The
overall area of the SF-I L gate is smaller than that of the
C-I L gate because of the use of an injector in the substrate
(Fig. 2). As a result, the critical depletion capacitors in the
SF-I L gate are smaller than those in the C-I L gate. Even
further beneﬁts would be obtained if self-aligned fabrication
schemes were used to reduce depletion charge and eliminate
the excess charge associated with the extrinsic base rails [4].
Such a strategy has achieved a switching time of 290 ps in a
pure Si I L gate [14] at a gate geometry of 3 m and one for
SiGe I L is presented in the next section.
VI. A SELF-ALIGNED SiGe I LT ECHNOLOGY
We have seen that the biggest beneﬁts of SiGe are to be
found at high injection currents where the stored charges
and dominate the switching time. Minority carrier stored